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Abstract—Single inductor dual output (SIDO) dc-dc converters are attractive in diverse applications such as renewable energy systems 
and electric vehicles, due to its favorable advantages of reduced magnetic core and high power density. However, in conventional SIDO 
converters, severe cross-regulation problem is caused by the multiplex of inductor current, resulting in deteriorated dynamic 
performance. In order to alleviate the cross-regulation problem, a new family of dual output dc-dc converters is proposed in this paper, 
which employs a coupled-inductor to substitute the inductor in SIDO converters. The proposed converters can achieve improved 
dynamic performance while keeping the advantage of reduced magnetic core. Moreover, the number of semiconductor devices is reduced 
in comparison with conventional SIDO converters, and soft-switching operation of switches is also achieved. Therefore, lower cost and 
higher power density are obtained. In the paper, topology derivation of proposed converters from conventional SIDO converters are 
firstly demonstrated in detail. After that, the operation principle, steady-state characteristics and small-signal model are provided. 
Finally, design example and experiment results are given to validate the merits of the proposed topology. 
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I. INTRODUCTION 
Nowadays, multiple-output dc-dc converters are extensively applied in many fields such as renewable energy systems [1-3], 
electric vehicles [4, 5] and consumer electronics [6-9]. Although conventional N separate dc-dc converters can easily generate N 
outputs, the number of components increases N times, which causes high cost and large size of system. In order to achieve high 
power density and low cost, single inductor multi-output (SIMO) dc-dc converters have been proposed in [10-26].  
In SIMO converters, only one inductor is needed, which remarkably reduces the number of magnetic components. Therefore, 
its system volume can be significantly reduced and high power density is achieved. Due to its attractive advantage, numerous 
researches have been conducted. In [11], an SIMO boost converter that can supports series regulated outputs for low- and high- 
power applications is proposed. A novel SIMO buck-boost converter is presented in [12], which achieves both step-up and step-
down conversions and is a suitable topology to eliminate voltage imbalance of DC link in diode-clamped multi-level inverters. In 
[13], operation principle, control design as well as challenges of SIMO dc-dc converters based on buck, boost and buck-boost 
converters, are introduced and evaluated. And a new family of SIMO dc-dc converters with reduced semiconductor devices is 
proposed in [14]. In [15], a SIMO topology which can support independent buck, boost, and inverted outputs simultaneously is put 
forward. SIMO topology also can be applied in multiple port dc-dc converters [16, 17] to realize power regulation in input port 
and voltage regulation in output port. 
However, SIMO converters suffer from an inherent drawback. Multiplexing inductor current leads to serious cross regulation 
problem between different outputs when SIMO converters work in continuous conduction mode (CCM), resulting in terrible 
dynamic behavior and system instability. A variety of researches have been conducted to solve this problem. There are two common 
solutions, including different operating mode and improved control methods. 
In [18] and [19], SIMO converters operate in discontinuous conduction mode (DCM) and thus effectively alleviates cross-
regulation. Nevertheless, DCM limits the output power of SIMO converters owing to large current ripple existing in heavy load, 
which also gives rise to high current stress and severe EMI problem. To reduce the peak inductor current, a freewheel period is 
added to ensure converters working in pseudo continuous conduction mode (PCCM) [20] through an additional freewheel switch. 
Although PCCM makes up the drawback of DCM, costs and conduction losses are increased due to the auxiliary switch.  
To eliminate cross regulation problem in CCM, a variety of control schemes are proposed in [21-26]. A digital control approach 
is presented in [21], where common-mode and differential-mode output voltages are regulated respectively. And a variable gain 
compensation is used in differential-mode loop for cross regulation elimination. In addition to voltage loop, a current loop is added 
in [22] to accelerate outputs recovery from load changes. In [23], inner current loop and the outer voltage loop with an interleaving 
scheme are designed to obtain good dynamical behavior. A novel modeling method is derived in [24], and cross-regulation transfer 
function is calculated and compensated with the help of the model. In [25], a predictive digital current control is proposed where 
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duty cycles for the next switching cycle are calculated by load current. A power-weighed CCM controller and a floating capacitor-
based output filter are designed in [26] to suppress cross regulation and maintain power quality. Although these approaches 
effectively improve the performance of SIMO converters, the control complexity is greatly increased because of sophisticated 
algorithms. 
In order to obtain novel converters that have high power density, low cost and simple control strategy, a new family of single 
coupled-inductor dual output (SCIDO) soft-switching(SS) dc-dc converters is proposed in this paper. The proposed converters not 
only keep the advantage of single inductor dual output (SIDO) converters that only one magnetic core is needed, but also achieve 
improved cross regulation with simple control strategy. Besides, compared with conventional SIDO converters, the number of 
switches or diodes are reduced in the proposed converters, and thus the overall cost is further reduced. Moreover, zero-voltage 
switching(ZVS) or zero-current switching(ZCS) operation of switches are achieved and the reverse-recovery problem of switch is 
eliminated, which contributes to reduced switching losses. 
The rest of this paper is organized as follows. The topology derivation from conventional SIDO converters to the proposed 
SCIDO converters is introduced in Section II. Section III presents the operation principle of proposed converters. Circuit 
characteristics are detailed discussed in Section IV. The design example and experiment result are given in Section V. Finally, a 
conclusion is drawn in Section VI. 
II. TOPOLOGY DERIVATION 
Fig. 1 shows the conventional SIDO converters based on buck, boost and buck-boost converters [13, 14], in which energy is 
delivered to each output in different interval by controlling switches S3~S4 of converter in Fig. 1(a) and S2~S3 of converter in Fig. 
1(b)~ (c). Since only one inductor is utilized, the overall system volume and cost are effectively reduced. However, due to the 
multiplex of inductor current, load variation of one output will influence another output voltage in the CCM, resulting in severe 
cross-regulation problem. Moreover, the switches in SIDO converters are hard-switching and as a consequence, switching losses 
are high. In order to achieve improved cross-regulation as well as lower switching losses, a novel family of SCIDO converters is 
proposed in this paper, which is simply derived from SIMO converters but with more favorable performance characteristics. 
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Fig. 1  SIDO converters based on different converters: (a) buck, (b) boost and (c) buck-boost converter 
In order to obtain a comprehensive understanding, detailed topology derivation of proposed SCIDO SS converter based on buck 
converter is illustrated as an example, which is derived from the SIDO converter in Fig. 1(a). Firstly, the inductor L can be made 
equivalent to a coupled inductor with turns ratio 1:1, as shown in Fig. 2(a). Then disconnect the connection (a, b) of coupled 
inductor right side to eliminate cross-regulation problem caused by multiplex of inductor current. Actually, the turns ratio of 
coupled inductor can be designed arbitrarily to achieve flexible relationship between two output voltages Vo1 and Vo2. After 
disconnection, the switch S4 and diode D2 are not required anymore and thus, can be eliminated. Likewise, the proposed SCIDO 
converters based on boost and buck-boost converter are also simply derived in Fig. 2(b) and Fig. 2(c). Compared with conventional 
SIDO converters, the proposed converters are more preferred due to the following advantages:  
(1) Two outputs are independently controlled and thus no cross-regulation problem exists, 
(2) All switches are ZVS or ZCS, 
(3) Number of semiconductor device is reduced. 
 





























































                 
       (b)                                                                                                                    (c) 
Fig. 2.  Proposed dual-output dc-dc converters based on different converters: (a) buck, (b) boost and (c) buck-boost converter 
III. OPERATION PRINCIPLE 
Since the operation principle of proposed converters in Fig. 2 are similar, SCIDO converter based on buck converter is chosen 
as an example to analyze, and its equivalent circuit is illustrated in Fig. 3(a). The coupled inductor T1 is equivalent to a leakage 
inductor Lr, magnetizing inductor Lm, as well as an ideal transformer whose turns ratio is Np:Ns(=1:n). 
In order to simplify the analysis, the following assumptions are made: 
(1) Compared with the leakage inductance Lr, the magnetizing inductance Lm is much larger and thus magnetizing current iLm is 
approximately constant.  
(2) All components in circuit are ideal except for the parasitic capacitor Cs1 and Cs2 of switches S1 and S2. 
(3) The parasitic capacitances Cs1 and Cs2 are constant and their sum is represented by Cs. 
    The key operating waveform is shown in Fig. 3(b). In Fig. 3(b), vgs1, vgs2, vgs3 are the driving signals of S1, S2 and S3, respectively. 
Switches S1 and S2 are operated complementarily, and the duty cycle of S1 is d. S3 is turned on φ×360° in advance before turn-off 
of S2, and the duty-cycle of S3 is d+φ. The operation in a switching period T can be divided into six different modes, and equivalent 



















































          




























































































           
(c) 
Fig. 3  Equivalent circuits and key operating waveforms of proposed SCIDO converter based on buck converter: (a) equivalent circuit, (b) key operating 
waveforms and (c) equivalent circuits in different modes 
Mode 1[t0-t1]: Prior to t0, S1 and S3 are on, and D1 is forward biased. The leakage inductor current iLr increases linearly while the 
diode current iD1 decreases. As soon as iD1 decays to zero, Mode 1 begins. Vi-Vo1 is applied to the leakage inductor Lr and the 
magnetizing inductor Lm. Since Lm is large enough, the magnetizing current iLm can be regarded as constant ILm. In addition, S3 is 
turned off at t1, which realizes ZCS operation. 
 1( ) ( )= ( )s Lr Lm Lmi t i t i t I                                                    (1) 
Mode 2[t1-t2]: S1 is also turned off at t1. The magnetizing current iLm starts to charge the parasitic capacitor Cs1 and discharge Cs2. 
Then the drain-to-source voltage vs1 rises while vs2 falls, as shown in (2) and (3).    
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Mode 3[t2-t3]: The voltage vs2 decreases to zero at t2. As a result, the body diode of S2 begins to conduct. Hence, ZVS turn-on of 
S2 is achieved. In this mode, the leakage inductor Lr and the magnetizing inductor Lm are discharged by -Vo1.  
 2( ) ( ) ( )s Lr Lm Lmi t i t i t I                                                         (4) 
Mode 4[t3-t4]: S3 is turned on at t3 and the magnetizing inductor voltage vLm is clamped at -Vo2/n. Then, the leakage inductor 
voltage vLr is obtained in (5) and the leakage inductor current iLr can be derived in (6). From Fig. 3(b), the relationship among diode 
current iD1, magnetizing current ILm and leakage inductor current iLr is given in (7). With iLr in (6) and iD1 in (7), the drain-source 
current is2 can be calculated in (8). To eliminate the reverse-recovery problem of body diode, is2 should become positive before S2 
is turned off. Therefore, is2 must increase during this mode, which means vLr must be negative as shown in (5). 
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Mode 5[t4-t5]: S2 is turned off at t4. The leakage inductor Lr resonates with the parasitic capacitor Cs1 and Cs2, as shown in (9).  
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Mode 6[t5-t6]: vs2 resonates to Vi at t5, and vs1 drops to zero. Then the body diode of S1 starts to conduct, and thus S1 realizes ZVS 
turn-on. In this mode, the voltage of leakage inductor vLr is obtained in (10). Based on flux balance of the leakage Lr, the average 
value of vLr in a switching period is zero. Since vLr is negative in t3-t4, (10) must be positive during this mode, and thus the leakage 
inductor current iLr raises linearly. From (7), the diode current iD1 ramps down at the same time. At t6, the leakage inductor current 
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IV. CIRCUIT ANALYSIS 
A. Maximum Diode Current and Reset Time 
Since the switching process in the interval t4-t5 is short and negligible in steady analysis, it can be considered that the diode 
current iD1 increases in the interval t3-t4 and decrease in the interval t5-t6. Define the reset time of diode current (t6-t5) as λT. From 
Fig. 3(b), the maximum diode current iD1,max  is derived in (12) and λT is calculated in (13). 
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B. Voltage Transfer Ratio 
According to the flux balance principle, the average voltage of leakage inductor Lr and magnetizing inductor Lm in a switching 
period is zero. Hence, Vo1 is equal to the average drain-to-source voltage of S2, which is denoted as Vs2, ave.. From Fig. 3(b), Vs2,ave 
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    Likewise, according to the current-second balance principle of output capacitor Co2, (15) is obtained, in which Io2 is the load 
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With the system parameters T=10μs, n=3, Lr=4.45μH and R2= 120Ω, Fig. 4(a) shows the relationship between voltage transfer 
ratio and d~φ from (14) and (16). From Fig. 4, DC gain Vo1/Vi is only affected by duty cycle d, and Vo2/Vi is influenced by both φ 
and d. Therefore, duty cycle d is employed to control Vo1 while φ is utilized to regulate Vo2, which can realize independent regulation 
for Vo1 and Vo2. Besides, Vo2/Vi can be bigger or smaller than 1, which means second output is able to operate in both step-up and 
step-down occasions. 
                   
  (a)                                                                                                                     (b) 
Fig. 4  Relationship between different parameters and voltage transfer ratio: (a) d and (b) φ 
C. Voltage and Current Stress of Power Device 
The turn-off voltage of S1 and S2 is clamped by input voltage Vi, which is identical to the conventional buck converter. The diode 
D1 is reverse biased in the interval t0-t1, and its turn-off voltage is shown in (17). Likewise, the turn-off voltage across switch S3 in 
the interval t2-t3 is given by (18). 
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The current stress of S1 and S2 can be derived from Fig. 3(b), as shown in (19) and (20). And is1(t5),  is2(t4) are given in (21), 
d
























where iLr(t4) is shown in (22) from (4) and (6). Also, the average diode current ID1 is obtained in (23). 
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D. Turns Ratio n 
    From above analysis, (5) and (10) must be satisfied to guarantee normal operation of the proposed converter. So the constraint 
of turns ratio n is derived from (5) and (10), as shown in (24). 
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E. Average Magnetizing Current ILm and Magnetizing Inductance Lm 
The average leakage inductor current ILr is given in (25), where Io1 is the average output current of first output. From (25), the 
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   Based on the operation principle, the positive voltage is employed in the magnetizing inductor Lm in the interval t0-t1 and t5-t6. 
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F. ZVS Condition and Reverse-Recovery Elimination   
The parasitic capacitor Cs2 is discharged by magnetizing current ILm in the interval t1-t2 as illustrated in Fig. 3(b). The energy 
required for ZVS operation is enough due to large magnetizing inductance Lm. Thus, the ZVS condition of S2 is easy to achieve. 
The parasitic capacitor Cs1 is discharged during the resonant process t4-t5, as shown in (9). With the initial conditions 
4 1 2( ) ( ) /Lr Lm o o ri t I nV V T nL    and 2 4( ) 0sv t  , the solution of voltage vs2(t) is derived in (28). To achieve ZVS turn-on of S2, 
vs2 should increase to Vi and thus vs1 can decrease to 0. Define the maximum of vs2 as vs2,max. Therefore, vs2,max should be bigger 
than Vi, and thus (29) should be satisfied. 
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From operation principle, in order to eliminate the reverse-recovery problem, is2 should turn to positive before S2 is turned off 
at t4, as shown in (30). 
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G. Small Signal Model   
According to operation principle of the proposed converter, the average state space equation can be derived, as shown in (31). 
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In order to obtain small signal model of proposed converter, small perturbations are added in the quiescent operation point. From 
(31), (34) is obtained. Also, ˆ ( )ini t and ˆ ( )Lri t can be represented by ˆ ( )iv t , 1ˆ ( )ov t , 2ˆ ( )ov t , ˆ( )t  through (32) and (33), which are 
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where 
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From (35), (36) and (34), the small signal model of the proposed converter can be derived, which is shown in Fig. 6(a). And M1 
and M2 are given in (39). 
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V. DESIGN EXAMPLE AND EXPERIMENTAL RESULTS 
In this section, a prototype circuit with system parameters in Table I is designed in this section according to the above analysis, 
and its experiment results are also demonstrated to validate the advantages. 
 
Table I System parameters of prototype circuit 
Input Voltage Vi=100V 
Output Voltages Vo1=60V, Vo2=120V 
Duty Cycle of S1 d=0.6 
Output Resistor R1=30Ω, R2=120Ω 





A. Circuits Parameter Design  
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From (16), φ is derived in (41). Also, λ can be calculated by (41) and (13), as shown in (42). According to (41) and (42), φ and 
λ increase with the increment of Io2, and thus they achieve maximum value φmax and λmax when Io2 reaches its maximum value at 
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Meanwhile, the value of n and Lr also need to guarantee (29) and (30) to achieve the ZVS and eliminate reverse-recovery 
problem. By substituting (21), (23) and (26), (29) and (30) respectively turn into (43) and (44). Under 10%-100% load condition, 
the minimum of Z1 and is2(t4) are defined as Z1, min and is2t4,min.  Fig. 5(b) depicts the Z1, min and is2t4,min under different n and Lr. 
From Fig. 5(b), Z1, min is always larger than zero and thus ZVS can be always achieved. 
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According to above analysis, the available region of n and Lr for achieving ZVS operation, eliminating the reverse-recovery 
problem and operating normally is illustrated in Fig. 5(c). Combining with the comprehensive consideration of voltage and current 
stress, n=3 and Lr=4.45μH which are in the available region, are chosen in the practical design. Choose △ILm=10%ILm, then Lm 
should be larger than 200μH from (27). In order to implement the coupled inductor, ferrite EE42 magnetic core is used. The turns 
of primary windings and secondary windings are 19 and 57, respectively. According to the analysis in section IV, voltage and 
current stress of semiconductor devices can be easily obtained that MOSFET IRFB4620 are chosen as S1-S3, while diode 8ETH03 
is chosen as D1. Meanwhile, output capacitators Co1 and Co2 are 330μF. The circuit parameters of experimental prototype are also 
summarized in Table II. 
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Table II Circuit parameters of experimental prototype  
Input Voltage Vi=100V 
Output Voltages Vo1=60V, Vo2=120V 
Output Resistor R1=30Ω, R2=120Ω 
Output Capacitor Co1=Co2=330μF 
Turns ratio Np/Ns=1: n=1:3 
The leakage inductor and magnetize inductor Lr=4.45μH, Lm=210μH 
 
B. Controller Design  
 As is discussed in circuit analysis, there are two control variables for two output voltages regulation that d is used to control Vo1 




ov  , Gv22 between ̂  and 2ôv  are respectively derived in (45) and (46). With the parameters in Table II, bode plots of Gv11 and 
Gv22 are illustrated in Fig. 6(c) and Fig. 6(d). From  Fig. 6(c) and Fig. 6(d), Gv11 is unstable since the phase margin is zero and both 
output voltages suffer from steady-state errors. Therefore, compensators are required in the control-system to improve stability as 
well as static and dynamitic behavior of converter, as shown in Fig. 6(b). 
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In order to increase the phase margin, a lead-lag compensation Gc1 is added in the close-loop of 1ˆov , as shown in (47). Meanwhile, 
simple proportion-integrator (PI) compensator Gc2 in (48) is applied in close-loop system of 2ôv to eliminate static error. Define 
the compensated open-loop transfer functions Gc1×Gv11，Gc2×Gv22 as Gop1 and Gop2, respectively. Bode plots of compensators 
and compensated open-loop transfer functions with the parameters in Table II, are also depicted in Fig. 6(c) and Fig. 6(d). From 
Fig. 6(c) and Fig. 6(d), the phase margin of Gop1 and Gop2 are 31° and 55°, which means system achieve good stability and dynamic 
performance with the help of well-designed compensators. Besides, cross-regulation problem is effectively alleviated due to the 
independent control of 
1
ˆ
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                                                                                    (48) 
where 1 50cK   , 600zf  , 10000pf  . 
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       (c)                                                                                                                  (d) 
Fig. 6  Small signal mode, control system block diagram and bode plots: (a) small signal model of proposed converter, (b) control system block diagram, (c) Gv11, 
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C. Experiment Results 
 The key operating waveforms at full load are depicted in Fig. 7, including drive signal vgs1,2,3, the leakage inductor current iLr, 
the drain-to-source voltage vs3 and current is3. From Fig. 7(b), ZCS of S3 is achieved because S3 is turned off after is3 decays to zero. 
Fig. 8  also shows drive signal, drain-to-source voltage and current of S1 and S2 under different load conditions. From Fig. 8, the 
ZVS operation of S1 and S2 as well as the reverse-recovery elimination (RRE) of S2, are realized under 10%~100% load condition, 
which is in good agreement with analysis. Therefore, switching losses are greatly reduced over a wide range of load. And it also 
can be observed from Fig. 8 that the most difficult load condition to achieve ZVS operation of S1 as well as RRE of S2 is 100% 
load of first output and 10% load of second output. 
 
        
    (a)                                                                                                                    (b) 

































Fig. 8  ZVS operation of S1 and S2 under different load conditions (io1, io2): (a) (100% Io1,max ,100%Io2,max), (b) (10% Io1,max ,100%Io2,max), (c) (100% 
Io1,max ,10%Io2,max) and (d) (10% Io1,max ,10%Io2,max) 
 The transient response with load variation is given in Fig. 9(a) and Fig. 9(b). Output voltage vo1,2 and current io1,2 in DC coupling 
is illustrated in Fig. 9(a). In order to observe detailed transient response of output voltages, vo1,2 in AC coupling is shown in Fig. 

































overall system achieves good dynamic responsibility and improved cross-regulation. Besides, measured efficiency over whole load 
range is shown in Fig. 10(a), which reaches the maximum 97.1% at 100% load of first output and 10% load of second output. And 
the efficiency under 100% load condition of both outputs is 95.3%. In addition, Fig. 10(b) depicts the photograph of proposed 
circuit. 
           
            (a)                                                                                                                 (b) 
Fig. 9  Transient response with load variation (a) DC coupling and (b) vo1,vo2 in AC coupling 
  
                                                            (a)                                                                                                                     (b) 
Fig. 10  Efficiency and porotype:(a) results of efficiency measurement and (b) photograph of porotype circuit 
VI. CONCLUSION 
In this paper, a family of single coupled-inductor dual output soft-switching dc-dc converters was proposed, which is derived 
from the conventional SIDO converters. The proposed converters attain the following favorable advantages: (1) improved cross-
regulation and dynamic performance, (2) reduced number of magnetic core and semiconductor device, (3) soft-switching operation. 
Therefore, lower cost and higher efficiency are obtained when compared with conventional SIDO converters. As an example, the 
proposed dual output converter based on buck converter is introduced in detail, including its operation principle and circuit analysis. 
Finally, a 60V/2A and 120/1A dual-output prototype converter was built to verify the effectiveness of proposed topology, which 
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